Estimation of threshold voltage V T variability for NWFETs has been computationally expensive due to lack of analytical models. Variability estimation of NWFET is essential to design the next generation logic circuits. Compared to any other process induced variabilities, Metal Gate Granularity (MGG) is of paramount importance due to its large impact on V T variability. Here, an analytical model is proposed to estimate V T variability caused by MGG. We extend our earlier FinFET based MGG model to a cylindrical NWFET by satisfying three additional requirements. First, the gate dielectric layer is replaced by Silicon of electro-statically equivalent thickness using long cylinder approximation; Second, metal grains in NWFETs satisfy periodic boundary condition in azimuthal direction; Third, electrostatics is analytically solved in cylindrical polar coordinates with gate boundary condition defined by MGG. We show that quantum effects only shift the mean of the V T distribution without significant impact on the variability estimated by our electrostatics-based model. The V T distribution estimated by our model matches TCAD simulations. The model quantitatively captures grain size dependence with σ(V T ) with excellent accuracy (6%error) compared to stochastic 3D TCAD simulations, which is a significant improvement over the state-of-the-art model with fails to produce even a qualitative agreement. The proposed model is 63× faster compared to commercial TCAD simulations.
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Introduction
NWFET (Nanowire Field Effect Transistor) has emerged as the potential replacement for FinFET as an ultimate scaled CMOS device [1] . For both Gate Granularity (MGG) variability compared other variability phenomena like Line Edge Roughness (LER), Random Dopant Fluctuation (RDF) etc., [2, 3, 4, 5] . The wider the V T distribution, the worse is the circuit performance [6] .
Hence, the estimation of V T distribution is a must before circuit design. It was reported that the NWFET (gate all around nanowire MOSFET) has 10 better immunity against MGG induced variability compared to that of FinFET by 3D TCAD simulations in [7] . The smaller V T variability in NWFET is a strong motivation to replace FinFET with NWFET in future technology nodes.
The steep computation cost of 3D stochastic TCAD simulations to extract variability seeks for more computationally efficient techniques. The V T distribution 15 from smaller grain sizes typically result in a Gaussian like distribution while the larger grains produce a bimodal distribution (in case of two WF values).
Any analytical method or model should be able to capture this size dependence efficiently. Further, analytical models are intuitive, faster than TCAD and can be a stepping-stone to a compact model. Recently, our group has developed the 20 analytical estimation of the V T variability in FinFETs [8] .
In this work, we extend the FinFET based MGG model to NWFET with cylindrical geometry by satisfying three additional constraints. The results from this model agree well with TCAD. Quantum confinement (not accounted in our model) produces a shift in the V T distribution without affecting its shape. The 25 model is compared to state-of-the-art to show significant improvement achieved.
The Analytical Model
The body potential of NWFET is analytically modeled in [9, 10] . Due to very low free carrier concentration in sub-threshold regime, the electrostatics of the NWFET can be captured by the Laplace equation alone instead of Poisson equation [9] . A 3D schematic of the NWFET with MGG is shown in Fig.1 
(a).
A simple cylinder is assumed for the purpose of solving the Laplace equation.
Two flat faces (planes) of the cylinder correspond to two boundary conditions (Source and the Drain) and the curved surface of the cylinder corresponds to the third boundary condition i.e. the Gate. The thin gate dielectric is substituted with electro-statically equivalent, thicker Silicon to form a single homogeneous cylinder. This simplification is essential for obtaining a closed form expression for the electrostatic potential. Due to this, the radius gets modified to effective (new) radius (t si ) and is given by (1) .
where r(= out only in the horizontal direction (azimuthal direction) by the factor η as given by (1) . This grain distortion is illustrated in Fig. 2 . The procedure of finding variability in V T distribution is presented in three consecutive subsections below.
Cylindrical Gate MGG Generation
In this section, the algorithm for generating random metal gate grains is pre-
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sented. This is similar to the algorithm used for FinFET in [8] except a grain periodicity constraint in the azimuthal direction. Since the gate is wrapped around the nanowire, metal grains on the NWFET gate satisfies the periodic boundary condition in azimuthal (φ) direction for the Potential (V ). The modified algorithm is presented below. The average grain diameter (S) is assumed 40 to vary from 3-25 nm [11] . The cut-open view of the gate is shown in Fig. 3(a) .
1. The mean number of grains (N G ) on the gate of a single NWFET is determined using
2. The total gate area is discretized into a fine square mesh as shown in Fig. 3(a) . Using N G as the mean and standard deviation of the Poisson 45 distribution, N x × N y (assuming N x and N y is the grid size in x and y directions) random numbers are produced.
3. These randomly generated integers are then assigned to every grid-point.
The location of a non-zero integer is marked as grain center (red point)
as seen in Fig. 3 (a). The spatial coordinates (z i1 , z i2 , φ i1 , φ i2 ) of i th grid point are shown. 
The model utilizes the Voronoi algorithm to create grain-boundaries and
to divide the area into randomly shaped grains. The Voronoi algorithm produces realistic grain shapes [12] and is explained in [8] .
6. The section marked by the black dashed lines in Fig.3 (c) is then consid-60 ered as the gate area to be wrapped around the NWFET. This procedure ensures periodic boundary condition for the potential of the gate area as seen in Fig. 3 (d).
7. The i th grid-point corresponds to a square domain which lies between
This domain is given the appropriate WF value ( Fig. 3 (e-f)) to make grains on NWFET as shown in Fig. 1 
(a).
Due to MGG, the WF vary randomly on the gate surface of NWFET. Depending on the material chosen for gate metal, the WF can take multiple values. For this work, TiN is assumed to be the gate metal.
Computing the Electrostatic Potential in the Nanowire
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For solving the Laplace equation, the following boundary conditions for the cylinder are given below.
For the Gate:
For the Source:
For the Drain:
where V GS is the applied gate bias, Φ M S (φ, z) is the work-function (spatially varying) difference between gate material (TiN) and channel. Φ SC is the workfunction difference between the Source (or the Drain ) and channel and V DS is 75 the applied Drain bias.
The potential ( V (r, φ, z)) inside the nanowire requires contributions from the Gate, Source and, Drain. The potential due to Gate (V G ) is computed using (5) in MATLAB TM whose derivation is adopted from [13] which solves Laplace equation in cylindrical coordinates unlike Cartesian coordinate in [8] . In the same way, the contribution of the Drain and the Source are computed using Eq.
(6) and Eq. (7) adopted from [13] . The Fourier Bessel coefficients for the Gate are computed using (8) and (9) . The total potential inside the nanowire at any point is the sum of all potentials from the Gate, the Source and, the Drain as given by equation (10) by simply following the Superposition principle.
where I m is the Modified Bessel function of m th order, J 0 and J 1 are the Bessel functions of zeroth and first order respectively. X m is the m th zero of the zeroth order Bessel function, C m,n and D m,n are the Fourier Bessel coefficients and are complex conjugates to each other as shown in (9) . N is the total number of 80 grains on the gate area of a single device. V ((r = t si ), φ, z) is the boundary condition on the gate which varies spatially due to MGG.
Percolation model to estimate V T
V T estimation by resistance based percolation model is adopted from [14] in which local resistivity is computed from local potential V (r, φ, z) by Eq. 
where V BH is the potential at the Source end, n S/D is the doping in the Source and Drain region.
For each device, the sub-threshold I-V is estimated and hence, V T (by constant current method) value is extracted. The same process is followed and repeated 
Validation of the Proposed Model
The analytical model is corroborated with 3D TCAD simulations performed using Sentaurus. A sample structure used for stochastic simulations in TCAD 90 is shown in Fig.1(a) . The TCAD simulation deck uses Density Gradient Model 
Electrostatic potential validation with TCAD
In this section, the potential (cylindrical Laplace solution) obtained from the model is compared with TCAD 3D simulations (for V GS = 0V and V DS = 0V ).
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First, an NWFET with uniform gate WF (as shown in Fig. 4 (a) ) displays good 
Quantization effects on MGG induced V T variability 120
The quantum mechanical confinement effects due to narrow diameters in nanowires are not accounted for in our model. So, it is essential to have an estimate of error, if quantization is neglected. In TCAD, typically the Density Gradient (DG) model is activated in device simulations to account for this [15] .
We compare the Classical Drift-Diffusion (DD) with DG corrected DD (DG + 125 DD) stochastic 3D TCAD V T distributions of 5 nm and 20 nm grain sizes (Fig.   5 ). The V T distributions look identical except for the mean shift. From the Fig.   6 (a), it is evident that standard deviation (σ(V T )) is overestimated by 2 3 mV in the absence DG correction. The mean (µ) however 20 30 mV shows a significant shift in V T distribution, which is expected [18] . This shows that, quantization
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shows a small effect on MGG induced V T variability as shown in Fig. 6(a) , i.e.
essentially an offset, without affecting the shape of the distribution (see Fig. 5 ).
We also present the statistics of sub-threshold slope (SS). The mean subthreshold slope (µ(SS)) values of DG corrected distributions are slightly (neg- Fig. 6(b) . Hence, the change in V T channeled via change in SS due to inclusion of DG is insignificant (see Fig. 6(c) ). This shows that MGG either with or without DG correction has little impact on SS in NWFET, consistent with [3] . In comparison with FinFET reported in [8] , the quantiza-140 tion effects on MGG induced V T variability is slightly higher for NWFET. In order to account for quantization effects in NWFET, a more elaborate method or model is necessary to introduce corrections in potential and charge density, which is beyond the scope of this work. These simulations are performed only for V DS = 50mV . This is based on This implies that the V T variability is ascribed to primarily initial electrostatic barrier at Fig. (c) ), while gate-barrier modulation (represented by SS) is largely unaffected by MGG. Again, DG correction simply shifts the µ, without affecting the σ of the
earlier TCAD simulation study on MGG in NWFET devices in [3] showed that the dependence of σ(V T ) on V DS is negligible.
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As revealed by Fig. 7 , the quantile plot resembles a Gaussian distribution for small grain sizes. However, for larger grain sizes (≥ 10nm), the V T distributions are Gaussian but truncated by the extreme V T values. The extreme values differ by 200 mV which is equal to the WF differences in TiN. In other words, for large grains sizes, single WF gated devices (of either orientations) are more probable shape of the distribution effectively for wide range of grain sizes i.e. Gaussian like distribution for smaller grain sizes and non-Gaussian for larger grain sizes.
Comparison of standard deviations of V T distributions
In this section, the σ(V T )s extracted from the analytical model are compared 165 to TCAD 3D stochastic simulations (250 devices for every grain size). Both qualitative and quantitative match is observed in Fig. 8 between the model and the TCAD. For comparison, we also plotted the σ(V T ) obtained using analytical model proposed earlier in [11] . The proposed analytical model gives about 3.5mV RMS error when compared with TCAD results. The relative error is 170 small i.e. 6% compared to mean of σ(V T ) ≈ 51mV over the range of grain 
